Abstract
This paper presents a high-performance coherent /spl pi//4-shift differential quaternary phase shift keying (DQPSK) demodulator (large scale integrated circuit) LSIC for the personal communication system in Japan, which is implemented on a 2-V operation 0.8-/spl mu/m CMOS standard cell. The developed LSIC achieves a better bit error rate (BER) and frame error rate (FER) performance and a lower power consumption than conventional demodulators by employing new schemes: (1) a reverse-modulation carrier recovery circuit with a -/spl pi//4 phase rotator and a bandwidth-changeable carrier filter; (2) a bit timing recovery circuit using an initial bit timing estimation scheme; and (3) a fully digital orthogonal detector suitable for low power consumption. Performance evaluation confirms that the developed demodulator LSIC reduces the irreducible frame error rate by 40% and achieves an Eb/No improvement of 3 dB at an FER of 10/sup -1/ compared with differential detection in the Rayleigh fading typical of personal communication channels.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
