Abstract
Recently, the demand for portable electronics and embedded systems has increased. These devices need low-power circuit designs because they depend on batteries as an energy resource. Moreover, multi-valued logic (MVL) circuits provide notable improvements over binary circuits in terms of interconnect complexity, chip area, propagation delay, and energy consumption. Therefore, this paper proposes new ternary circuits aiming to lower the power delay product (PDP) to save battery consumption. The proposed designs include new ternary gates [standard ternary inverter (STI) and ternary NAND (TNAND)] and combinational circuits [ternary decoder (TDecoder), ternary half-adder (THA), and ternary multiplier (TMUL)] using carbon nano-tube field-effect transistors (CNFETs). This paper employs the best trade-off between reducing the number of used transistors, utilizing energy-efficient transistor arrangement such as transmission gate, and applying the dual supply voltages (V dd and V dd /2). The five proposed designs are compared with the latest 15 ternary circuits using the HSPICE simulator for different supply voltages, different temperatures, and different frequencies; 180 simulations are performed to prove the efficiency of the proposed designs. The results show the advantage of the proposed designs in reduction over 43% in terms of transistors' count for the ternary decoder and over 88%, 99%, 98%, 86%, and 78% in energy consumption (PDP) for the STI, TNAND, TDecoder, THA, and TMUL, respectively.
Highlights
The limitation in the binary circuit is due to a large number of connections requiring a big chip area and a notable increase in energy consumption
multi-valued logic (MVL) can be implemented in software and circuit design such as logic gates, combinational circuits, memory circuits, programmable logic arrays (PLAs), MV-Quantum Logic, and wireless sensor networks [4]â[10]
The proposed circuits can be implemented in low-power portable electronics and embedded systems to save battery consumption
Summary
The limitation in the binary circuit is due to a large number of connections requiring a big chip area and a notable increase in energy consumption. Jaber et al.: High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits known to provide efficient circuit designs in terms of transistor count, power and PDP. This paper proposes new designs for the STI , TNAND, TDecoder, THA, and TMUL by reducing the number of used transistors, utilizing energy-efficient transistor arrangement such as transmission gate and applying the dual supply voltages Vdd (0.9 V), and Vdd/2 (0.45 V) from the same power supply [18].
Sign-in/Register to view highlights & summary Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
