Abstract

This paper focuses on the analysis and design of two multilevel–multicell converters (MMCs), named 3-phase 5-Level E-Type Multilevel–Multicell Rectifier (3Φ5L E-Type MMR) and 3-phase 5-Level E-Type Multilevel–Multicell Inverter (3Φ5L E-Type MMI) to be used in microgrid applications. The proposed 3-phase E-Type multilevel rectifier and inverter have each phase being accomplished by the combination of two I-Type topologies connected to the T-Type topology. The two cells of each phase of the rectifier and inverter are connected in interleaving using an intercell transformer (ICT) in order to reduce the volume of the output filter. Such an E-Type topology arrangement is expected to allow both the high efficiency and power density required for microgrid applications, as well as being capable of providing good performance in terms of quality of the voltage and current waveforms. The proposed hardware design and control interface are supported by the simulation results performed in Matlab/Simulink. The analysis has been then validated in terms of an experimental campaign performed on the converter prototype, which presented a power density of 8.4 kW/dm3 and a specific power of 3.24 kW/kg. The experimental results showed that the proposed converter can achieve a peak efficiency of 99% using only silicon power semiconductors.

Highlights

  • The two cells are connected in an interleaving manner, using an intercell transformer (ICT)

  • The stress of the power semiconductors and the losses converter models have been implemented in Plecs, while the control structures have distribution have been evaluated in the Plecs environment, which has a specific domain been implemented insemiconductors

  • The 3Φ5L E-Type MMR was connected to a permanent magnet synchronous motor (PMSM) to emulate the wind source and the 3Φ5L E-Type Multilevel–Multicell Inverter (MMI) was connected to the resistive load bench

Read more

Summary

Introduction

Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations. It is understood that multilevel number of benefits, more and more multilevel converter topologies are proposed in the topology can act on the voltage stress of the power semiconductors, leaving their current literature [17,18,19,20,21]. E-Type MMR and the 3Φ5L E-Type Multilevel–Multicell Inverter (MMI) to obtain high, efficiency, power density and specific power by using only silicon (Si) power semiconductors For this purpose, the operation modes of the proposed converters are clearly explained and a solution to balance the DC-bus voltages is discussed. The investigation focused on the design of the proposed converters; an analytical approach to calculate the device stress is presented to select the suitable power semiconductors.

Operation Structure of 3-Phase 5-Level E-Type MMC
Balancing Circuit
P2NISCBUS
Maximum stress that cellE-Type of the E-Type
Control Interface
Simulation
Experimental switching
Experimental results have been carried onsource
Conclusions

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.