Abstract
Phase/frequency detectors (PFDs), equipped with blind zone (BZ) relieving delay elements (DEs), are studied. DE design guidelines for oscillation-free optimal PFD I/O characteristics, along with detailed validation, are presented. This PFD study is useful for the design of charge-pumped phase-locked loops (CP-PLLs) that employ high-frequency input clocks.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
