Abstract

A general principle and some basic circuit techniques suitable for the implementation of the four-quadrant analogue multiplier using gallium arsenide depletion-mode MESFET technology are presented. A version of the circuit achieves a simulated accuracy of the order of 2% and a 3dB bandwidth of 6.5 GHz using level 1 MESFET models in HSPICE.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call