Abstract
This paper discusses methods for discriminating among various possible current-gain falloff mechanisms at high current densities. It is shown that although various mechanisms can predominate, well designed silicon transistors are usually limited by emitter efficiency. This is demonstrated experimentally for a variety of structures and values are given for the emitter saturation current density. Design rules for tradeoffs among current gain, basewidth, and emitter stripewidth are adumbrated.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
