Abstract
A novel approach for hierarchically pipelining and folding the CORDIC-based systolic triangular array of a QRD-RLS filter to a small fixed size array is presented. With the annihilation-reordering look-ahead transformation, the iteration bound of a QRD-RLS filter can be reduced proportional to the look-ahead level. This paper presents, for the first time, how to pipeline and fold such a look-ahead transformed QRD-RLS array in a hierarchical way. Compared to the previously published mapping algorithms, this approach has low complexity and can result in a physical array of any size. Therefore, it is of great significance for ASIC chip designs and high-level synthesis. Besides, it is shown how a combination of look-ahead, pipelining and folding transformations can lead to an increase in throughput, a large reduction in area or a great saving in power consumption.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
