Abstract
A new way is described via a linked records structure of establishing the precedence order among relations given by an acyclic digraph with Boolean AND or OR gates at some vertices. The proposed algorithm is illustrated by an application to modular instruction system, and contrasted with ISM.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Systems, Man, and Cybernetics
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
