Abstract
This paper describes heavy ion testing and results gathered from a test chip produced in the ON Semiconductor 110nm process. Content on this test chip includes conventional CMOS standard cells augmented with Radiation Hardened By Design (RHBD) library elements and dual port SRAM with error correction code (ECC) developed specifically for SEE concerns and high performance operation. Favorable test results are presented showing SEE performance of the Self Restoring Logic (SRL) cell to 140 MeVcm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> /mg onset LET for upsets. Additionally, SRL based polynomial counters performed flawlessly at 700MHz to an LET of 78 MeVcm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> /mg. SEL protection of the bulk CMOS process using the special support cells is described. SRL flip flop results are compared to legacy DICE and SERT flip flop architecture results.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.