Abstract

Online learning is a machine learning paradigm that is useful when data is not available all at once. In this paper we focus in real time applications for which data is being collected as the algorithm executes. The forgetron Algorithm [1] is an online learning algorithm that works under a limited memory constraint while guaranteeing a bound on the number of total mistakes. We have proposed a specific architecture for the forgetron algorithm using hardware/software based design in order to improve computation time in the training process. Experiments on real world data show the advantages of this implementation compared to an exclusive software implementation using a Xilinx Virtex II Pro FPGA with an embedded Power PC. These experiments validate the performance of the proposed architecture.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.