Abstract
This paper presents results of a project in which a hardware supported simulation system for Cellular Processing (CP) is implemented. For three dimensional regular CP the hardware archltecture, the cellular description language CDL and a method for the efficient generation of the simulator kernel are explained. For irregular graph based CP the principal characteristics and their hardware support are discussed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
