Abstract
The hardware–software automated partitioning of a real-time operating system in the system-on-a-chip (SoC-RTOS partitioning) is a NP-complete problem, and a crucial step in the hardware–software co-design of SoC. In this paper, a new model for SoC-RTOS partitioning is introduced, which can help in understanding the essence of the SoC-RTOS partitioning. A discrete Hopfield neural network approach for implementing the SoC-RTOS partitioning is proposed, where a novel energy function, operating equation and coefficients of the neural network are redefined. Simulations are carried out with comparison to other optimization techniques. Experimental results demonstrate the feasibility and effectiveness of the proposed method.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
