Abstract
A method for implementing a hardware-efficient multi-channel digital sigma-delta modulator is presented for processing field sequential multiple inputs. Compared to a conventional one, which processes the inputs in a time-multiplexed manner without sharing integrator memory for the multiple sequential inputs, the proposed method significantly reduces the number of storage bits in the integrator memory by partially sharing the integrator memory for the inputs. Simulation results on modulator noise power spectral density and overall signal-to-noise ratio match well with those based on quantitative noise analysis.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
