Abstract
This article describes a new hardware cache coherence protocol based on sequential consistency. The protocol uses the directory scheme and invalidation strategy. Two circuits ensure the management of this protocol, one at the processor level and another at each memory bench level, which is organized in serial multiport memory modules.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of Computers and Applications
Paper Title
Journal
Date
