Abstract
The implementation of a fault testing environment for embedded cores-based digital circuits is a challenging endeavor. The subject paper aims at developing techniques in design verification and test architecture, utilizing well-known concepts of hardware and software co-design. There are available methods to ensure correct functionality, in both hardware and software, for embedded cores-based systems but one of the most used and acceptable approaches to realize this is through the use of design for testability. Specifically, applications of the built-in self-test (BIST) methodology in testing embedded cores are considered in the paper, with specific implementations being targeted towards ISCAS 85 combinational benchmark circuits.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.