Hardware Accelerator Design Based on Rough Set Philosophy

Abstract

This paper presents a design of hardware accelerator for algorithms of rough set theory. A hardware implementation of incremental reduct generation and rule induction is proposed in this paper. Incremental reduct generation algorithm is based on simplified discernibility matrix. The design has been simulated and implemented with Xilinx Artix 7 Field Programmable Gate Array (FPGA) and verified using post synthesis simulation in Xilinx .The hardware accelerator designed is generic and easily reconfigurable due to use of FPGA.The maximum design frequency achieved is 152 MHz. The proposed hardware accelerator is used for the smart grid application. The hardware accelerator extracts important features from the database of the smart grid and generates rules using them. It automates the systems, making it more reliable and less prone to human decision making. It is worth noting that the performance of the hardware accelerator becomes more visible when dealing with larger data sets.