Abstract
The study conducted in the current paper consists of validating an original design flow for the rapid prototyping of real-time image and video processing applications on FPGAs. A video application for edge detection with Simulink HDL coder and Vivado High-Level Synthesis (HLS) has been designed as if the code was going to be executed on a conventional processor. The developed tools will automatically translate the code into VHDL hardware language using an advanced compilation technique. This amounts to embedding processors on Xilinx Zynq-7000 System on-Chip (SoC) device in an optimal manner. This automated hardware design flow reduces the time to create a prototype since only the high-level description is required. The design of the video edge detection system is implemented on Xilinx Zynq-7000 platform. The result of the implementation gave effective resource utilization and a good frame rate (95 FPS) under 170MHz frequency.
Highlights
Over the past ten years, several architectures combining reconfigurable processors and/or circuits (Field Programmable Gate Arrays-FPGAs) have been proposed for the acceleration of the execution of increasingly complex applications [1]
Dedicated signal and image processing systems currently use either processors with general or dedicated use, wired solutions configured for specific circuits of the ASIC type, or a combination of these two
The proposed video edge detection hardware prototyping uses the Sobel filter algorithm, and it has been designed with the Simulink HDL coder toolbox, so this design can be inserted as an FPGA incorporating the hardware accelerator (IP) core within any video processing pipeline flexibly
Summary
Over the past ten years, several architectures combining reconfigurable processors and/or circuits (Field Programmable Gate Arrays-FPGAs) have been proposed for the acceleration of the execution of increasingly complex applications [1]. The latter can be improved by using a new design technique based on the Model Based Design (MBD) model [5] Tools based on this technique are intended for embedded systems, the development of signal processing algorithms, the rapid integration of systems, and the analysis of the behavior of complex digital systems for a wide variety of cases. To resolve this constraint, many high level synthesis tools have been developed to take advantage of this technique to achieve FPGA rapid prototyping [3]. Saidani & Ghodhbani: Hardware Acceleration of Video Edge Detection with Hight Level Synthesis on
Sign-in/Register to view highlights & summary Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Engineering, Technology & Applied Science Research
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
