Abstract
A bilateral filter (BF) is a nonlinear filter that performs edge-preserving smoothing. In recent years, BF has been used in a wide variety of fields such as computer vision and computer graphics, and its applications include medical image processing. However, as compared to other filters, BF has large computational and time requirements. BF can be effectively used as a pre-processing step to speed up processing. In this paper, we consider a BF implemented at a one-chip circuit scale on a field-programmable gate array (FPGA). Furthermore, we aim to speed up floating-point pipelined arithmetic operations and processing by adopting a multiplication-based divider. The results show that hardware processing is approximately 20.93 times faster than software processing. Therefore, high-speed applications using BF are possible without the need for large equipment such as workstations or GPUs. Finally, it is suggested that real-time processing is feasible if a BF is applied as a pre-processing step.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
