Abstract
This paper presents an implementation of H.264 decoder on a 16-core processor. Multi-core architecture emerges as a good solution to tackle with substantially increasing computation complexity in media applications. A dramatic speedup can be achieved utilizing task-level, thread-level and data-level parallelism. As the core number increases, the inter-core communications draws more attention. We integrate both shared-memory and massage-passing inter-core communications in mapping H.264 decoder. Moreover, our approach achieves good energy efficiency. The realized H.264 decoder with throughput of 30fps@720p consumes 506mW when the processor runs at 750MHz with voltage supply of 1.2V.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
