Abstract
In this work, five-level inverter topology that can tolerate faults on switches is proposed. The fault on switches is classified based on the two main legs of the proposed inverter. The proposed topology is also beneficial as it reduces the number of switches and isolated DC sources as compared with CHB. The proposed topology also has an additional advantage of self-voltage balancing of its capacitor voltage even under post fault conditions.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of Scientific Research in Computer Science, Engineering and Information Technology
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
