Abstract
This paper presents the architecture and implementation of a H.264 decoder SOC system. The SOC system has mixed hardware arithmetic unit and software instruction based on co-processors, which are designed by analyzing the major arithmetic units of H.264 decoder. The co-processor approach can meet certain performance requirement with high scalability, which can be easy for system upgrade and expansion in the future. The verification result shows that the SOC system can speed up H.264 decoding process by saving more than 75% of the decoding time.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
