Abstract
This paper exploreas an FPGA implementation issues of the gradient adaptive lattice (GAL) filter. the implementation was evaluated for various Virtex devices from Xilinx. On the basis of obtained results two different solutions were analysed, bamely a single GAL section coprocessor of Virtex Power PC, and a pipeline architecture. Both of them show significantly higher performance comparing to their software implementation.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
