Abstract

A commercial Graphics Processing Unit (GPU) is used to build a fast Level 0 (L0) trigger system tested parasitically with the TDAQ (Trigger and Data Acquisition systems) of the NA62 experiment at CERN. In particular, the parallel computing power of the GPU is exploited to perform real-time fitting in the Ring Imaging CHerenkov (RICH) detector. Direct GPU communication using a FPGA-based board has been used to reduce the data transmission latency. The performance of the system for multi-ring reconstrunction obtained during the NA62 physics run will be presented.

Highlights

  • General Purpose computing on Graphics Processing Unit (GPU) (GPGPU) is nowadays widespread in scientific areas requiring large processing power such as computational astrophysics, lattice QCD calculations, image reconstruction for medical diagnostics

  • In the present paper a description is provided of the GPU-based Level 0 (L0) trigger integrating in the experimental setup of the Ring Imaging CHerenkov (RICH) detector of the NA62 experiment in order to reconstruct the ring-shaped hit patterns; we report and discuss results obtained with this system along with the algorithms that will be implemented

  • The main source of the width of the latency distribution is due to fluctuation in the number of events buffered before the processing: in order to better exploit the parallel structure of the GPU the data are processed in buffers collected in 350 μs, called CLOP (Circular List of Persistent buffers)

Read more

Summary

Introduction

General Purpose computing on GPU (GPGPU) is nowadays widespread in scientific areas requiring large processing power such as computational astrophysics, lattice QCD calculations, image reconstruction for medical diagnostics. Low level triggers could benefit from GPUs computing power to build more refined physics-related trigger primitives and to design more selective condition in order to reduce the load to the higher level without sacrificing interesting physics events; Three main aspects must be carefully evaluated in order to establish the real-time capability of this kind of processors: computing power, total processing latency and its stability in time.

Results
Conclusion
Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.