Abstract
A technique to ease the linearity requirement of the input transconductor (Gm) of a Gm-C based continuous-time (CT) Delta-Sigma (ΔΣ) modulator is presented. Compared with RC-based CT ΔΣ modulators, Gm-C-based modulators consume lower power, however they have poorer SNDR due to smaller linear input range. The proposed technique utilizes a single bit quantiser, a 14-tap FIR filter and a compensating Gm cell in the feedback path to cancel the input Gm cell's nonlinearity. System level simulations of a 3rd order modulator demonstrate an improvement of over 30 dB in SFDR with no penalty on the in-band noise floor.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.