Abstract

As the graphical capabilities of personal computers have increased, hardware manufacturers discovered that there were advantages to creating specialized hardware to perform mathematical operations commonly used in graphics rendering. This eventually resulted in the advent of modern video cards with Graphics Processing Units as their core processing units. Graphics Processing Unit utilize a highly parallel architecture composed of many more but smaller processing elements capable of a high degree of data level parallelism. Graphics Processing Unit are very much designed to be SIMD. This was originally for the purpose of accessing multiple pixels simultaneously to improve computer graphics performance. This paper presents a generic software framework for a line - buffer based image reconstruction pipeline. The presented framework is capable of operating in low-memory environments and significantly eases algorithm insertions, changes of processing order, and other pipeline management tasks. The savings in development time can be even months. In addition, our experiments show that it offers over 99% memory savings compared with traditional implementations using a matrix-matrix Multiplication for construction with ping-pong buffer scheme full-sized image buffers. The implemented framework also enhances processing performance due to better cache usage and increases flexibility with various pipeline configurations.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.