Abstract
With widespread acceptance of the IEEE 1149.1 standard, structured interconnect testing has become extremely important at the MCM, PWB and system levels. In the conventional paradigm, an interconnect topology model of the system under test is extracted from design information. From this model, interconnect test patterns can be generated by means of well understood algorithms. We demonstrate a new approach whereby the interconnect topology model is extracted by directly probing a hardware prototype of the system under test. This Golden Model can then be used to generate interconnect tests for other systems whose interconnect topology matches that of the prototype. Algorithms for this Golden Model extraction are presented and analyzed, empirical results are given, and the benefits and drawbacks of the approach are discussed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.