Abstract
Ferroelectric tunneling junctions (FTJs) have attracted great interest due to their potential applications in non-volatile memories and neurosynaptic computing. In this work, high performance FTJs constructed with graphene and two-dimensional (2D) layered ferroelectric CuInP2S6 (CIPS) with out-of-plane polarization have been demonstrated. These van der Waals (vdW) heterostructure tunneling devices show tunneling electroresistance (TER) up to 107. Furthermore, the FTJs exhibit noticeable gate tunability, for which the on-state tunneling current can increase by 100% by applying a 50 V gate voltage through the conventional 260-nm-thick SiO2 dielectric layer. Our demonstration of gate-tunable, giant tunneling electroresistance highlights its potential in energy-efficient non-volatile memories and computing-in-memory functions.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
