Abstract

We present a new, simplified, pulsed-gate stress test approach to determine the electrical parameter stability of SiC MOSFETs under application-like conditions over a lifetime. By comparing the results to an application test under the same conditions, we demonstrate that our test procedure reflects most realistically worst-case, end-of-life parameter drifts that occur in typical SiC MOSFET switching applications.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.