Abstract
D, T, and SR fuzzy flip-flops are proposed and their characteristics are shown in four - max-min, algebraic, bounded, drastic - logical operation systems. The circuits of the proposed flip-flops are designed and simulated on a Synopsys circuit simulator. The result of synthesis show the areas of D, T, SR fuzzy flip-flops are nearly 0, 2/3 1/2 of that of conventional JK fuzzy flip-flops and the delay times of D, T, SR fuzzy flip-flops are nearly 0, 2/3, 2/3 of that of the JK type. Moreover, max-min fuzzy memory element based on functions required for memory is proposed independently of fuzzy flip-flops. As it uses 1/2 circuit area of the SR fuzzy flip-flops, it is more suitable for fuzzy memory element than other fuzzy flipflops.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
