Abstract

Presented is a fully-integrated 2.45/3.8 GHz concurrent dual-band CMOS power amplifier (PA) with a switchless matching network. The area of the PA is 1.46×0.7 mm 2 , and it is fabricated in a 0.18 μm RF CMOS process. It uses a supply voltage of 3.3 V. The measured maximum output power and drain efficiency of the dual-band PA are 23.4 dBm and 42 at 2.45 GHz and 24.5 dBm and 39 at 3.8 GHz, respectively.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.