Abstract

This paper proposes a fully digital sensor interface. For this, an analog to digital converter (ADC) and time to digital converter (TDC) based on a common time based ADC (TAD) architecture has been investigated. It is concluded that the proposed fully digital time-based ADC architecture can also be operated as TDC. The fully digital circuit has a ring delay line (RDL), latch, encoder and a synchronous counter. The circuit is implemented in 0.18μm digital CMOS, achieving 139μV/LSB (14-bit, 1-MS/s, 1.6 mW) in ADC mode and 227 ps/LSB (V IN = 1.0 V, 14-bit), 94 ps/LSB (V IN = 1.8 V, 14-bit) in TDC mode respectively. In addition to the scalable design, the resolution of both TDC as well as ADC, can be set by a variable input voltage, V IN .

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.