Abstract
A full-swing CMOS output driver with a fast rise time and a small overshoot was designed by using a high-order LRC scheme including on-chip capacitors. This high-order scheme eliminates the trade-off limitation between rise time and overshoot of the conventional second-order full-swing CMOS output driver. SPICE simulation using a 0.25 /spl mu/m 2.5 V CMOS process showed that this output driver worked successfully at a data rate up to 500 Mbit/s with a 50 pF load.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
