Abstract
A novel frequency-to-voltage converter based phase-locked loop (PLL) is proposed to overcome the inability of a frequency-to-voltage converter based frequency-locked loop to lock phase. The proposed dual-loop PLL adds variable phase-locking capability, such that the phase locking angle can vary from 0–360°. The additional variable phase-locking can be applied in data communication in the form of phase modulation. The design is targeted for a 0.5-μm CMOS process. The proposed design generates a 480 MHz clock from a reference clock of 15 MHz. In simulation, the proposed PLL locks within 3.56 μs while consuming 1.61 mW of power.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.