Abstract
This brief examines a novel method to increase the usable analog bandwidth (BW) of an analog-to-digital interface through the use of in-phase/quadrature (I/Q) downconversion or homodyne architecture, followed by time-interleaved analog-to-digital converters (TI-ADCs) in both I and Q branches. The increased analog BW comes with the inherent drawback of various spurious components, due to analog components' frequency response mismatches, which ultimately limit the dynamic range. In this brief, the impacts of different mismatch sources are modeled and analyzed. Actual measured hardware data of the considered time-interleaved homodyne architecture are also presented, verifying the modeling and analysis results. The analysis and modeling results of this brief thus provide new insight into the joint impact of different mismatch mechanisms and pave the way for future contributions on the correction of these mismatches, building on the derived composite behavioral model of the overall time-interleaved I/Q processing.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
