Abstract

This paper gives an overview of fractional-N phase-locked loops (PLLs) with practical design perspectives focusing on a △Σ modulation technique and a finite-impulse response (FIR) filtering method. Spur generation and nonlinearity issues in the △Σ fractional-N PLLs are discussed with simulation and hardware results. High-order △Σ modulation with FIR-embedded filtering is considered for low noise frequency generation. Also, various architectures of finite-modulo fractional-N PLLs are reviewed for alternative low cost design, and the FIR filtering technique is shown to be useful for spur reduction in the finite-modulo fractional-N PLL design.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.