Abstract
In order to realize the requirements of low latency and low power consumption in real-time path planning for private vehicles, this paper designs an FPGA accelerator based on real-time road information and Dijkstra's shortest path algorithm, which is applied to the path planning system of vehicle edge computing. The system is designed using Xilinx High-Level Synthesis (HLS) compiler and is implemented in the programming logic of a Xilinx Zynq FPGA. The experiment is carried out on a city map, and the results show that the system has lower circuit area and power consumption, and its computing performance is 3.8 times that of ARM, which is suitable for edge computing platform.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Academic Journal of Computing & Information Science
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
