Abstract

Pattern matching is the critical part in network intrusion detection system (NIDS). Fast pattern matching algorithm is the key to improve the system performance. In this paper, a fast reverse pattern matching algorithm and the hardware implementation suitable with field programmable gate array (FPGA) are proposed. Taking advantage of the parallelism and programmability of FPGA, this design reduces the pattern match delay greatly. This design is implemented in a NetFPGA platform, which is an open hardware platform optimized for high-speed network. The parallel pattern matching system provides a high throughput of 4 Gbps with no data loss, which proves the information processing rate of this design.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.