Abstract
This paper presents an FPGA-controlled three-phase inverter programmed for unbalance compensation in the output voltage of the three-phase inverter. The inverter output voltage becomes unbalanced because of the unbalanced load currents drawn by the unbalanced lads of the inverter. The unbalance compensation method mainly uses fundamental harmonic observers, which are designed to decompose a highly distorted voltage and current signal. These observers are embedded into the FPGA. FPGA is used along with other PWM-type controllers and input-output interfaces. The three-phase inverter fundamental output voltage is regulated by using a feedback control system, and a decoupled channel control mechanism has been employed to perform unbalance compensation. Two Cyclone FPGA chip implements the various signal processing steps in the closed loop inverter control methods.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
