Abstract

The various transformation techniques play vital role in the field of Digital Image Processing. In this paper, we propose FPGA implementation of optimized Karhunen–Loeve transform for image processing applications. The Data Format Conversion block is introduced to represent the input data to suitable format and are fed to the Covariance computation block to calculate corresponding covariance values with accuracy. The Optimized Square Root block has been designed in the Eigenvalue computation block to obtain eigenvalues which are in turn fed to the Eigenvector computation block to produce eigenvectors using Modified divider. Further the Karhunen–Loeve Transformed matrix of the input data is obtained by performing multiplication of eigenvectors with covariance values in the matrix multiplication block. The errors are introduced due to fixed point binary calculations and are minimized by novel Error correction block. The proposed architecture is tested on Sparan-6 (XC6SLX45-3CSG324) FPGA board. The performance of the architecture is compared with respect to hardware utilization and accuracy of various existing techniques to prove the efficiency.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.