Abstract
Field programmable gate array (PFGA) has advantages of parallel processing, fast operation, and high reliability. Therefore, it has broad application prospects in high-performance servo drives. As an indispensable operation in the space vector pulse width modulation (SVPWM) algorithm for permanent magnet synchronous motor (PMSM), division is the most complex among the four operations. When implemented in FPGA, it will consume the most logic resources and generate the longest latency. According to the characteristics of the division algorithm in SVPWM, this paper proposes an improved design method for the universal divider. Through the improvement of the division design, less resource consumption and shorter latency are realized.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
