Abstract
BCH (Bose-Chaudhuri-Hocquenghem) coding is very useful to detect and correct the errors in communication system and also on-chip (computer) memory systems. This paper presents a High-speed BCH decoder that corrects double-adjacent and single-bit errors in parallel and serially corrects multiple-bit errors instead of double-adjacent errors. Its operation is based on extending an existing decoder that corrects only single-bit errors in parallel and serially corrects double-adjacent errors at low speed. The proposed constructed decoder design is suitable for nanoscale memory systems, in which double-adjacent and single-bit errors occur at a higher probability compared to the multiple-bit errors. This paper also shows that the area and delay overheads incurred by the proposed scheme are significantly lower than traditional BCH decoders capable of correcting any double-bit errors in parallel.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
