Abstract
The latest video compression standard H.264 has adopted Context-based Adaptive Variable Length Coding (CAVLC) as one of its entropy encoding techniques. In this paper, VLSI architecture for implementing CAVLC is proposed. The proposed architecture takes into consideration the bit-rate requirements of H.264 and aims at gaining a high operating clock frequency without involving excessive area. The CAVLC encoder works at a maximum clock frequency of 106 MHz when implemented in Xilinx 10.1i, Virtex-5 technology. The speed is quite appreciable when compared to other existing works. The latency is also reduced. The implemented architecture can achieve the real-time processing requirement for HD-1080 format video sequence.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
