Abstract
The technological capabilities of the layer-by-layer electrochemical formation of vertical contact structures based on a copper–tin system for mounting silicon chips, including 3D technologies, have been considered. The possibility of fixing a chip–board clearance for the preventing a short circuit between the contact areas with the solder material has been shown.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
