Abstract
Use of Network on Chips (NoCs) as a flexible communication infrastructure is becoming a norm for designing advanced System on Chips (SoCs). However, their implementation complexity is enormous and use of industry proven functional verification methodologies start showing their limitations. Recent research activities have demonstrated that formal verification is capable of addressing most of the bottlenecks faced by functional verification techniques. In this context, this paper presents a survey on recent advances in the field of Formally verifying a Network on Chip (NoC). An overview of NoC design challenges is presented along with their formal verification methodologies. The paper concludes by highlighting that going forward, a Unified Formal Verification Methodology (UFVM) must be driven to ensure that the benefits of formal verification are reaped.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
