Formal Verification for Embedded Systems Design Based on MDE

Francisco Assis Moreira Do Nascimento,Marcio Ferreira Da Silva Oliveira,Flávio Rech Wagner

doi:10.1007/978-3-642-04284-3_15

Francisco Assis Moreira Do Nascimento, Marcio Ferreira Da Silva Oliveira + Show 1 more

Open Access

https://doi.org/10.1007/978-3-642-04284-3_15

Copy DOI

Abstract

This work presents a Model Driven Engineering (MDE) approach for the automatic generation of a network of timed automata from the functional specification of an embedded application described using UML class and sequence diagrams. By means of transformations on the UML model of the embedded system, a MOF-based representation for the network of timed automata is automatically obtained, which can be used as input to formal verification tools, as the Uppaal model checker, in order to validate desired functional and temporal properties of the embedded system specification. Since the network of timed automata is automatically generated, the methodology can be very useful for the designer, making easier the debugging and formal validation of the system specification. The paper describes the defined transformations between models, which generate the network of timed automata as well as the textual input to the Uppaal model checker, and illustrates the use of the methodology with a case study to show the effectiveness of the approach.

Full Text