Abstract

Speech system design has been limited in the past by power consumption considerations, data format versus system interface trade‐offs, and general system complexity in multi‐chip systems. A CMOS speech synthesizer/ROM/processor, recently designed, solves these problems. The device consists of an 8‐bit speech processor, 8K bytes of ROM, LPC‐10 lattice filter, and a pulse width modulating D/A. The general purpose data I/O port is designed consistent with TTL interface requirements and may be directly interfaced to four‐ and eight‐bit microprocessors and also used directly with a key matrix. Since the chip has an onboard ROM, it provides a single chip system for many speech applications. The programmability of the speech processor in the device makes it sufficiently flexible to process various speech data formats to achieve specific synthesis requirements.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call