Abstract
This paper presents a heuristic technique based on Particle Swarm Optimization (PSO) for finding the router positions from the available positions within the chip floor plan, so that the communication cost between cores is minimized, satisfying link length and router port constraints. Comparison with regular mesh-based NoC architectures and with custom architectures having routers positioned at the corners of the cores have been carried out. The results show significant reduction in communication cost.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
