Abstract

Tomorrow's power electronic systems require cost‐saving and more efficient power conversion solutions. The heterogeneous integration of GaN‐based high electron mobility transistors (HEMTs) together with silicon CMOS by micro‐Transfer‐Printing could be a key technology for this. It enables the integration of highly integrated mature CMOS logic functionality with fast GaN HEMT output drivers with very low on‐state and switching losses. The scalability by design measures of the printed HEMT is investigated in terms of drain‐to‐gate spacing and channel width defining breakdown voltage and area‐related parameters like on‐resistance. The design flexibility of the micro‐Transfer‐Printing by printing the HEMTs on top of the CMOS devices without restrictive design rule limits is investigated by CMOS DC parameter comparison and thermal TCAD Design Of Experiment (DOE) study. No electrical or thermal functional limitation of printing the HEMTs directly on top of the CMOS dielectric layer stack was found. This enables the usage of the isolation capabilities of the CMOS dielectric layer stack to enhance the HEMT breakdown voltage.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call