Abstract

This article discusses the preparation of device-quality oxide–nitride–oxide (ONO) structures by a sequence of low-temperature plasma-assisted processes. The emphasis is on the relationship between (i) the chemical bonding (a) within the nitride film and (b) at the internal interfaces of a metal–insulator–semiconductor (MIS) structure, and (ii) the electrical properties of these devices with an ONO gate dielectric. In a MIS device, the flatband voltage is shifted from its ideal value by fixed positive charge primarily at the two internal oxide–nitride (O/N) interfaces. The amount of fixed charge is relatively insensitive to the source gas mixture for nitride deposition, and can be reduced by a rapid thermal annealing (RTA) process. Charge trapping at the SiO2/Si interface is increased by N-atom migration to this interface that occurs during the nitride deposition, and is more sensitive to the source gas mixture, but also is decreased by a high-temperature RTA.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.