Abstract
Dead time is an important parameter in time-to-digital converters, which is the significant time measure circuit. To reduce the dead time, this note proposes a new fine-time measurement circuit. In this configuration, two clocks having a phase difference of 180° are used to sample the signals passing through the delay chain, and their average is taken as the final measurement result. The experimental results demonstrate that the dead time of the proposed circuit is observed to be 1.25 ns at 800 MHz clock and the circuit logic resource consumption of the proposed circuit is reduced by approximately 25% compared to other methods.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
